Abstract-Signal reflections due to impedance mismatch at via-interconnect junction is a major signal integrity issue in integrated circuits operating at Giga-Hertz (GHz) frequencies. In this paper, we propose a method to reduce such via induced signal reflections in on-chip global interconnect lines. We show that the impedance matching can be achieved by the inclusion of an appropriate capacitive load at the junction of the on-chip interconnect line and via. Expressions to determine the capacitance value to be added at via-interconnect junction is derived. Simulation results show that the signal refection is reduced to less than -10 dB in the frequency range of 1 GHz to 10 GHz using the proposed method in 65 nm technology. Proposed method is tested for two types of models -(i) Two interconnect layers connected through a single via and (ii) Two interconnect layers connected from layer 6 to layer 1 through five vias.
I. INTRODUCTION
Advancements in Very Large Scale Integrated Circuit (VLSI) technology has made it possible to incorporate more than eight metal layers connecting millions of components in a single Integrated Circuit (IC) chip [1] . Different interconnect layers are closely placed in an IC chip and vias are extensively used to connect different metal layers. As the data communication speed increases beyond 1 Giga Bits per Second (Gbps), signal integrity plays an important role in successful data transmission.
The impedance discontinuity at the junction of the via and on-chip global interconnect line results in signal reflections and contributes to the loss of the signal. To increase the efficiency in the propagation of the signal, designers try to eliminate every impedance mismatch along the high speed signal path because those discontinuities generate jitter, decrease the eye opening and maximum possible distance of data transmission. The improper connection of the vias between the two metal layers create considerable voltage breakdown, signal attenuation, crosstalk, switching noise etc. Studies on different types of vias, their properties and the impact on the propagation of signals are made in [2] - [5] .
Electrical length of the vias is small and hence at lower frequencies of operation, vias are neglected or approximated Manuscript received April 11, 2012 as lumped capacitance and inductance. When the frequency of signals transmitted through interconnects exceed 1 GHz, vias need to be modeled as distributed RLC structures. Further, due to scaling, technology node decreases but via resistance increases significantly (0.3 Ω in 0.7 µm to 8 Ω in 90 nm) [6] .
Different techniques are reported in the literatures to reduce the signal reflections in multi layer interconnect structures. The shape of the transmission line near via helps to reduce the signal reflections and is demonstrated in [7] . A new type of via structure is used in [8] to reduce the signal reflection in multi layer interconnect structures. In [9] , signal reflections are reduced by optimizing via dimensions. In all these papers the reduction in signal reflection is achieved through the modification of via structure and it is aimed at printed circuit boards (PCBs). Further, in these cases the structure of the vias once fabricated remains fixed and modification of via structure is not feasible to suit newer frequencies of operation.
In this paper, we address the reduction of via induced signal reflection in ICs by incorporating simpler techniques such as inclusion of additional capacitance at via-interconnect junction for impedance matching. Such a technique is amenable to frequency tunability provided that the resulting capacitance value is derived from a digitally switchable bank of capacitors. In this case, the via impedance is calculated from its equivalent circuit and the effect on the signal reflections at the junction of the metal interconnect line and the via are analyzed for two types of models -(i) Two different interconnect metal layers connected through a single via and (ii) Two interconnect layers connected from layer 6 to layer 1 through five vias.
The rest of this paper is organized as follows. Introduction to via structure is given in section II. In section III, expression for the capacitance load to be included at via-interconnect junction for impedance matching is derived. Simulation results of two layer and six layer interconnect models using the proposed method is given in sections IV.A and IV.B respectively. Conclusions are given in section V.
II. MODELING OF THE VIAS
Vertical Interconnect Access (VIA) makes vertical interconnections between wiring metal layers in IC chips [10] . In Deep Submicron (DSM) regime, via effects are considerable and cannot be neglected. In [11] , via resistance (R via ), via inductance (L via ) and via capacitance (C via 
where ρ is the resistivity of the conducting material, r via , h via , and t represents the radius, length and dielectric thickness of the via respectively, ε r is the relative permittivity of the material, ε 0 is the permittivity of the free space (8.852×10 -12 F/m) and μ 0 is the permeability of free space (4π×10 -7 H/m). 
III. EXPRESSION TO FIND THE MATCHING LOAD CAPACITANCE VALUE
Impedance discontinuity at the junction of the interconnect line and the via results in signal reflections. When the plane wave is propagating in the transverse electromagnetic (TEM) mode, the difference between the incident and reflected waves must be equal to the transmitted wave. i.e.
where v i , v r , v t , i i , i r and i t are the incident, reflected and transmitted voltage and current waves respectively. Z 0 is the characteristic impedance of the transmission line and Z via is the impedance of the via equivalent circuit. Expressions for the transmitted (v t ) and reflected (v r ) portions of the wave is obtained from equations (4) and (5) 
The reflection coefficient (Г) is a measure of how much of the signal is reflected back by the intersection between the two impedance regions. From equations 6 and 7, we have
For implementation, interconnect metal lines are treated as microstrip lines and the characteristic impedance is given in Eq. 9 [13] . 
where w, t and h denotes the width, thickness of the conductor and substrate thickness respectively. The terms e eff and w e in Eq. 9 accounts for the effective dielectric constant and extra capacitance caused by the finite thickness of the signal conductor.
The input impedance Z in seen from the right terminal of the first interconnect layer (point B in Fig. 3 ) is computed by replacing the via in Fig. 3 by its equivalent circuit given in Fig. 1 . Thus Z in is given by
where Z 02 is the characteristic impedance of the second interconnect layer, Z t1 and Z t2 are the terminating resistances used for S parameter analysis at the input and output side of the structure and C L is the load capacitance. Simplifying Eq. 10, we get, For contemporary through silicon via architectures, the inductive voltage drop is found to exceed resistive voltage drop for frequencies above 3 GHz [11] and hence via structure can be safely assumed to behave predominantly as an inductive load. In such a case, matching between the interconnect and the via can be easily achieved by connecting an appropriate matching capacitance between point B and ground as in 
The value of C m so obtained corresponds to optimum impedance matching and results in minimum signal reflection. Fig. 2 shows the 3D view of the two interconnect layers connected through a via. Modeling and simulations of the interconnect structures with via are carried out using Advanced Digital System (ADS) software. In this work, we have used interconnect parameters of 65 nm technology [12] . 
IV. SIMULATION RESULTS

A. Model of Top Two Interconnect Layers Connected Through a Via
We have considered the model of two different interconnect metal layers corresponding to the top two layers in the multi layer interconnect structure which are connected through a via. For the simulation, following via dimensions are considered: via diameter of 0.4 µm , pad diameter of 0.65 µm , via height of 0.6 µm and dielectric thickness 1 µm . A transmitter and a receiver are connected using such an interconnect. The receiver section is modeled as load capacitance C L . Interconnect line length and C L are considered as 0.5 mm and 0.25 pF respectively. To know the effect of via, signal reflections between two interconnect layers connected without and with via are measured. Figure 3 shows the ADS setup for the two interconnect layers connected through a via and signal reflection is measured at point A. From Fig. 4 , it can be seen that upto a frequency of 9 GHz, there is a significant increase in the signal reflection in the structure employing via in comparison to the structure without via. This is due to the impedance mismatch between the interconnect layer and via. To mitigate the signal reflection at the junction of the via and the interconnect; a capacitance is inserted between point B and ground as shown in Fig. 5 . Figure 6 shows the signal reflections at the input side (point A in Fig. 5 ) for different capacitance (C m ) values. It has been observed that the minimum signal reflection point is dependent on the matching terminating resistances at the input (Z t1 ) and output side (Z t2 ) of the structure and the matching capacitance C m . In this work, we are interested to know the signal reflections in the range of 1-10 GHz. By keeping the minimum signal reflection point at 5 GHz with Z t1 =76 Ω and Z t2 =88 Ω, the theoretical value (Eq. 13) of C m is found to be 345 fF. From the simulations, the matching capacitance value is found to be 331 fF at 5 GHz (Fig. 6 ). Fig. 7 shows the signal reflection (S 11 ) at point A with and without matching capacitance at point B in Fig. 5 . From Fig.  7 , it can be seen that there is a clear advantage in using a matching capacitance at the junction of the metal interconnect layer and the via to reduce signal reflections in the frequency range of 1-10 GHz. Capacitances are added at the junction of each interconnect layer and via. The arrangement for the connection of two interconnects lines from layer 6 to layer 1 through vias is shown in Fig. 9 . Vias are connected with suitable dimensions which are matching with the width of the corresponding interconnect layers. Fig. 10 shows the signal reflection with and without capacitance in a six layer structure. It can be seen that, there is significant improvement in signal reflection with the addition of the matching capacitance at the junction of each interconnect layer and the via.
Using the proposed method, signal reflections can be reduced in a multi layer structures. In multi layer structures, signal lines are surrounded by ground/power lines for reducing crosstalk. Hence the matching capacitances can be easily connected between the ground plane and the junction of the interconnect layer and the via. The matching capacitances (C m ) can be realized using MOS devices. Since the value of C m is moderate, the area consumed by these capacitors will not be very significant. 
C. Scope for the Frequency Tunable Signal Reflection Reduction
We propose a method to reduce signal reflection at the junction of the metal interconnect layer and via for different frequencies of operation. Figure 11 shows the arrangement of a frequency tunable signal reflection reduction mechanism for the two interconnect layer structure connected through a single via. A bank of capacitors (C m1 to C mn ) are connected using a set of switches (S 1 to S n ) in place of the single matching capacitance at the junction of the metal layer and the via. Depending upon the frequency of operation, digitally controlled switches are turned ON or OFF so as to present right value of capacitance at the interconnect-via junction for impedance matching. Although, parasitic capacitances of the switches need to be taken into account while computing the optimum matching capacitance to minimize signal reflection for a given frequency, the method helps in reducing the reflection for any frequency of operation. Switches can be realized using MOS devices.
V. CONCLUSION
S parameter analysis of the two interconnect layer model connected with and without via shows that signal reflection increases with the inclusion of via structure. This is due to the impedance mismatch at the junction of the via and the metal interconnect line. In this paper, we have proposed a method to reduce the signal reflection by adding a matching capacitance at the via-interconnect junction. The matching capacitance value is analytically computed and is found to be in close agreement with the simulation results. In the two layer interconnect model, signal reflections are reduced to less than -10 dB in the frequency range of 1 GHz to 10 GHz. The proposed method is also applied to six layer interconnect structure and the signal reflection is found to reduce considerably. The above method can be extended to different operating frequencies by incorporating digitally tunable matching capacitances.
